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1CHAPTER 1 
INTRODUCTION
Active switched-capacitor (SC) filters are one of the most promising 
recent developements in the area of filter design. The reason is that SC 
filters can be fabricated in monolithic form with high precision using the 
metal oxide semiconductor (MOS) integrated circuit technology.
In the current standard monolithic process, the absolute values of the 
resistances and the capacitances cannot be controlled with a high accuracy. 
Since the RC products cannot be controlled with high precision, there has 
been difficulty in manufacturing precision integrated active filters. Most 
of the current active filters are fabricated using hybrid process where post 
production tuning is required in order to obtain accurate response. For SC 
filters, however, the situation is different. Switched-capacitor filters 
are analog sampled-data networks [1] consisting of MOS switches, capacitors, 
and operational amplifiers. The filter gain for most of the present SC 
structures depends on the switching rate and the capacitance ratios. Capac­
itance ratios in the current MOS technology can be controlled within an 
accuracy of few tenths of a percent. This property, in addition to the fact 
that all MOS SC elements (switches, capacitors, and op-amps) can be inte­
grated on the same substrate, makes it possible to produce high precision, 
low cost, SC filters.
Over the past years, several SC filter design techniques have been pro­
posed. Most of the current methods can be categorized into three basic
2approaches. The first approach [2-4] is based on replacing the resistors 
in a conventional RC active filter by SC resistor simulations.
The second category of filter design techniques [5-15] is based on 
switched-capacitor simulation of the conventional continuous-time RLC ladder 
networks. This category of design techniques can be divided into three 
basic approaches. The approach taken in [5-7] is to simulate the operation 
of the ladder circuit by replacing the continuous-time integrators in the 
signal flow diagram (resulting from a state variable representation of a 
doubly terminated LC ladder network) with SC integrators. This type of 
approach introduces an extra half-cycle delay through the termination loops, 
which causes an error in the frequency response. Partial solutions to this
problem have been proposed in [7] and [8]. The second approach is based on 
simulating the node voltages of the ladder circuit and it has been used in 
[9] for the design of bandpass filters employing SC biquads. The third 
approach [10-15] simulates the components of the conventional RLC networks 
where all resistors and inductors are replaced by SC resistor simulations 
and SC inductor simulations, respectively.
The third category of SC filter design techniques [16-17] is the .cascade 
approach. In this method the desired transfer function is factored into a 
product of bilinear and biquadratic transfer functions. These transfer 
functions- can then be realized by cascadable first and second order SC 
circuits [16-20].
This thesis presents two techniques [21-22] for designing SC filters.
|_T_
The proposed techniques provide SC structures which directly realize N 
-order discrete-time transfer functions. The frequency characteristics of
3the filters are preserved by means of the bilinear Z-transformation [23].
The proposed SC structures are also optimized in the sense that the result­
ing realizations would have minimum sensitivity, minimum capacitance ratios 
and/or minimum total capacitance, and maximum dynamic range.
The first proposed technique which is covered in Chapter 2 deals with 
the design of state-space switched-capacitor filters. In this approach the 
discrete-time state equations are manipulated in such a way that the dis­
crete Euler integrators are used in the SC realization (regardless of the 
fact that the bilinear Z-transformation is used to obtain the discrete-time 
transfer function of the desired filter). The similarity transformation is 
also used in order to optimize the final switched-capacitor realization.
The second proposed design technique, presented in Chapter 3, is based 
th
on realizing an N -order discrete-time transfer function in the follow-the- 
leader feedback topology implementing first-order strays-insensitive SC 
building blocks. The procedure for obtaining the design equations is pre­
sented along with a set of free design parameters which are used in an 
optimization procedure.
Chapter 4 presents appropriate sensitivity performance measures f a r  
the two proposed SC structures. These measures are used in the optimization 
procedures for minimizing the sensitivity of the transfer function of the 
filter with respect to changes in the capacitance ratios.
Chapter 5 presents two computer programming techniques used for per­
forming the optimization procedures of the proposed SC design techniques.
Finally, in Chapter 6 a fifth order SC filter is designed using the
4techniques presented in this thesis. Monte Carlo simulations are also pre 
sented in order to compare the sensitivity behavior of the proposed SC 
structures.
CHAPTER 2
STATE-SPACE SWITCHED-CAPACITOR STRUCTURES
2.1 Introduction
Switched-capacitor filters are essentially discrete-time sampled-data 
networks. Therefore, they are more accurately analyzed as well as designed 
by the use of the Z-transform variable theory. There are several techniques 
available for obtaining a Z-domain transfer function from a continuous-time 
transfer function [23]. Among these techniques the best candidate is the bi­
linear transformation since it preserves the frequency characteristics of 
the filter. In the state-space SC realization presented here, the bilinear 
transformation is used. The discrete-time elements, however, do not indi­
vidually perform according to the bilinear mapping. This is accomplished 
by first transforming a properly prewarped continuous-time transfer func­
tion, T(S), into a discrete-time transfer function, T(Z ), by the bilinear 
mapping. Then the SC realization of T(Z) is obtained by implementing the 
discrete-time Euler integrators as basic integrator blocks in the cirucit. 
The proposed SC structure is capable of realizing all stable N ^ - o r d e r  
discrete-time transfer functions with no exceptions.
The similarity transformation is also used in an optimization procedure 
in order to minimize the sensitivity, minimize the capacitance ratios and/or 
minimize the total capacitance of the circuit, while maximizing the dynamic 
range of the filter.
5
62.2 Strays-Insensitive Structure
To illustrate the design technique we start with the prewarped 
continuous-time transfer function, T(S), that meets the desired filter 
specifications. Let T(S) be given as
N 1
.1 ai sl
T(S) = ^ ------  , N'< N . (2.1)
I b. SJ 
j=0 J
The bilinear Z-transformation is given by
1 -  z"1S = 2f ----Z -r r (2.2)
S 1 + z - 1
where fg is the sampling frequency. Applying the transformation (2.2) 
to (2.1) results in the discrete-time transfer function, T(Z), of the 
following form
N ’
I a i  z-1
T(z) = m i  = t-0 ______  (2 3)
U ' ' U(Z) M . ( ’
1 t j  8. Z'1 
i=l
where U(Z) and Y(Z) are the Z-transforms of the input and the output 
voltages, respectively. A state-space representation of (2.3) is readily 
obtained as
7Z X (Z) = L X (Z) + M U (Z)
Y (Z) = -Kt X (Z) - d U (Z)
(2.4a)
(2.4b)
where L is an NxN matrix, M and K are N-dimensional vectors, and d is a 
scalar. The entries in K, L, M, and d are found from (2.3) accroding to the 
choice of a desired topology. For example, a direct form representation of 
(2.3) yields
L =
1
o 0. .... 0
1 0
0 1
0
• 
o
• 
o
1
0
• 
o
.... 0
N
*N-1
- 0 -
(2.5a)
M = [aN -“0 6N ’ aN -“0 SN-1’
K = [ 0, 0...... . 0, —1 ] ,
> “n  -“o Sl]t ’ (2.5b)
(2.5c)
and
d = - “0 • (2.5d)
Other direct form representations of (2.4) are given in [24-25]. The 
switched-capacitor realizatoin of (2.4) can now be obtained by manipulating 
equation (2.4a) such that the Euler discrete integrators would be imple­
mented. The strays-insensitive realizations of the noninverting Forward
8Euler Discrete Integrator (FEDI) [3] and the inverting Backward Euler Dis­
crete Integrator (BEDI) [26] are shwon in Fig. 2.1. The corresponding 
transfer functions of these integrators are given by
V,(Z) c, ,
BEDI: V Z ) = - C ^ ' ^ I  • (2-6b)
By performing the appropriate matrix manipulations on (2.4a) one can easily 
obtain
X(Z) = TX(Z)[EX(Z) + FU(Z)]+ T2(Z)[GX(Z) + HU(Z)] (2.7a)
Y(Z) = - KC X(Z) - dU(Z) (2.7b)
where E = and G = are ^xN matrices, F = {f^} and H = {h^}
are N-dimensional vectors,
z-i
T,(Z) = , (2.8a)
1-Z
and
T,(Z) = . (2.8b)
1-Z
9M ,
(a)
(b)
Fig. 2.1 SC integrators, (a) FEDI; (b) BEDI.
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The entries in E, F, G, and H depend on the manipulations performed. Some 
of the possible manipulations are summarized in Table 2.1. The block dia­
gram representation of (2.7) is shown in Fig. 2.2 (where I is the NxN iden­
tity matrix). The switched-capacitor realization of (2.7) is now obtained 
by using the integrators of Fig. 2.1 for realizing (2.7a) and an op-amp 
summing stage for realizing (2.7b). The resulting circuit is shown in 
Fig. 2.3. The circuit of Fig. 2.3 is drawn for the case where all the 
capacitance ratios (e . ., f., g.., h., k., and d) are nonnegative. By using 
the invertors shown in Fig. 2.3, negative capacitance ratios can also be 
realized. The connections for such cases are shown by the dashed lines in
the figure. Notice that the capacitors in Fig. 2.3 can be divided into N+2
th
groups where the i group consists of the capacitors, which are directly
th
or through switches, connected to the inverting input of the i op-amp for
i = 0,1,2,....,N+1. The capacitors in each of these groups can be scaled 
without affecting the capacitor values of other groups. The scaling can be 
performed in such a way that the smallest capacitance value in the circuit 
would be equal to one unit. This would enable one to readily observe the 
maximum capacitance ratio and the total capacitance of the circuit.
It is to be mentioned here that the SC structures presented in this 
thesis are two phase circuits where two nonoverlapping clocks with 50% duty 
cycles are used. The switching arrangements shown in the SC circuits repre­
sent the position of the switches during phase 1. The input voltages are 
assumed to be sampled at phase 1 and held constant for half of the sampling 
period. The output voltages are also assumed to be sampled at phase 1. The 
above assumptions will be used throughout this thesis.
11
Table 2.1 Matrices in equation (2.7a)
GASS E F G H
1 (L-I) M 0 0
2 0 L"1 M (L^-l) 0
3 (L-nr1) 0 0
Fig. 2.2 Block diagram of the state-space SC filter.
C,
13
1 1
—  -=T FP—7299
(a)
"th
Fig. 2.3 State-space SC filter, (a) i integrator section; (b) input 
section; (c) output section.
14
Fig. 2
UO
(*)
'N+l
X O- 
a n
• x N° -
llo—
kN^N+l
dCN+l
-Uo------ FP-7300
(c)
3 Continued..
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2.3 Optimized Structure
Equivalent switched-capacitor structures realizing the same transfer 
function (2.4) can be obtained by applying a linear nonsingular transforma­
tion to the state vector of (2.7). Let this similarity transformation be 
given by
X(Z) = Q X (Z) . (2.9)
Applying (2.9) to (2.7) results in the following state-space descriptions:
X(Z) = TX(Z)[QEQ 1 X(Z) + QFU(Z)] + T2(Z)[QGQ 1 X(Z) + QHU(Z)] (2.10a)
Y(Z) = - KC (f1 X(Z) - d U(Z) (2.10b)
or
X(Z) = TX(Z)[EX(Z) + F U(Z)] + T2(Z)[G X(Z) + HU(Z)] (2.11a)
Y(Z) - - K* X(Z) - d U(Z) . (2.11b)
By choosing Q appropriately an optimum state-space realization can be 
generated from the original system of equations (2.7). For example, Q 
can be chosen to minimize the sensitivity, minimize the capacitance ratios 
and/or minimize the total capacitance, while maximizing the dynamic range 
of the filter. This task is performed via an optimization technique with the 
optimization parameters being the entries in the transformation matrix Q.
16
2
Let r be the N -dimenstional vector of entries in Q. Three objective func­
tions Jg(r), JR (r) » and Jc ^  are nOW defined as
Jc(r) = a user specified function representing a measure of the sensit-
u
ivity performance of the filter (presented in Chapter 4),
J_(r) = maximum capacitance ratio in the circuit 
K
Max c^
,  Max r _1____ L .  1
i 1 Min i ’
c .
3 3
J^(r) = total capacitance of the circuit
i Min i 
c .
3 3
where c^ are the capacitance values connected (directly or through
th
switches) to the inverting input of the i op-amp. The optimization prob­
lem is now represented as
Minimize jR (r)> J^r)]* (2.12a)
subject to
Max ! X i (exp(ja3>)[ _ Max y Y (exp(jot)) f _ _  . .„ 101_.
oj ; U(exp(joj)) 1 or 1 U(exp(jca)) 1 ’ a x* (2.12b)
17
Notice that the dynamic range of the filter is maximized when the c o n ­
straints (2.12b) are satisfied. This is accomplished by first determining
MaX | X . (exp(jo}))/TI(exp(ja))) | ,
0) 1
and
MaX | Y(exp(jw))/U(exp(ja>))|
ca
Then, the capacitance ratios in the circuit are scaled such that (2.12b)
will be satisfied while keeping the transfer function of the filter unaf-
•k
fected. The solution, r , to (2.12) can be obtained by applying the multi­
ple objective programming technique which is covered in Chapter 5.
Having used the similarity transformation (2.8) in generating equival­
ent structures, there are some points that one must be concerned with. For 
example, as the order of the filter increases, the number of the optimiza­
tion parameters (entries in Q) increases very rapidly. This increases the 
computational time needed for convergence of the optimization problem. 
Furthermore, there is usually not much control over the number of nonzero
A A A A A
entries introuced in the matrices E,F,G,H, and K. Therefore, even if the 
original system (2.4) is canonical, the optimal system might become very 
dense. This problem can be partially overcome if the transformation matrix 
Q is not a full matrix. For example, Q can be chosen to be an upper tri­
angular matrix. In this case Q ^ will also be upper triangular. By examin­
ing (2.5) and (2.10), it is noticed that this choice of Q reduces the number 
of fills introduced in the matrices E,G, and K. However, it must be
18
mentioned that restricting Q to have a certain structure can be interpreted 
as imposing more constraints on the original problem where Q is a full 
matrix. Therefore, it is expected that the sensitivity behavior of the 
optimized circuit may degrade as Q becomes more restricted. This results 
in a tradeoff between the sensitivity behavior and the complexity of the 
circuit.
2.4 Alternative Structure Using Differential Integrators
We recall that in the SC circuit of Fig. 2.3, in order to avoid the 
unrealizable negative capacitance ratios, there are N+l op-amps used only 
for signal inversions generating -X^(Z), i = 1,2,...., N, and -U(Z). One 
approach for avoiding these op-amps is to add constraints to the optimization 
problem (2.12) so that all the final capacitance ratios (e^ _. ,f ^,g _  ,1k  ,k^,d) 
will become nonnegative and there will be no need for invertors. Unfortun­
ately, this type of approach generally may not lead to a solution since there 
are too many constraints to be satisfied simultaneously. Several design 
examples were tested and it was concluded that f^’sjtu's, and k^'s could be 
made nonnegative whereas not much could be done to make e^j?s aiK* ^ijfs 
become nonnegative.
In the approach presented here we first exclude an<^  h^'s by
eliminating the BEDI from the state-space realization. Then the SC differ­
ential integrator [3] is used for realizing the Forward Euler integrator
terms e ...
13
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To illustrate our approach we start with the desired transfer functin 
T(Z) given by
N’
I  O. Z_1
T(Z) = ---ijp--------  (2.13)
1 + I & z_ i  
i=l
Implementing only the FEDI, the state-space representation of (2.13) is 
given by
N
X.(Z) = T1(Z)[ I e X (Z) + f± D(Z)], i = 1,2.... N (2.14a)
j=l
N
Y(Z) = - I k. X.(Z) - dU(Z) (2.14b)
j=i J 3
where ej_j > f anc* ^ are t*ie corresponding entries of the matrices E,F,K, 
and d, respectively (definded in Section 2.2). Equation (2.14a) can be 
rewritten as
N
:.(Z) = T A Z )  y [e.. X.(Z) - e.. U(Z)] + 
i 1 ij j lj
N
T.(Z)[f U(Z) + I e U(Z)], 1 = 1,2,..., N (2.15)
j=l 1J
where terms of the form
e±j TX(Z) U(Z)
20
have been added to, and subtracted from the right hand side of (2.14a) to 
obtain (2.15). Equation (2.15) can now be divided into two components. The 
first part consists of the terms of the form
V z) - eij T1(Z)[Xj (Z) - U(Z)] (2.16)
which can be realized by the differential integrator shown in Fig. 2.4. The 
circuit of Fig. 2.4 is drawn for the case where e „  is positive. In case 
e „  is negative, the terminals (Z) and U(Z) are simply interchanged.
The second part of (2.15) consists of the terms of the form
Vq (Z) = ?i TX(Z) U(Z) (2.17)
where
N
p = f + l  e , i = 1,2.... N. (2.18)
j=l J
Equation (2.17) can be realized by the circuit of Fig. 2.2a provided that 
the following conditions hold
p. > 0 , i = 1,2,...,N. (2.19)
Here, the similarity transformation is used so that the inequality (2.19) 
will be satisfied.
T21
C .
Fig. 2 A  SG differential integrator.
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The output stage of the filter, represented by (2.14b), can be realized 
by an op-amp summing stage (similar to the circuit of Fig. 2.3c). There will 
be no need for invertors provided that one of the following conditions holds
Again, the similarity transformation is used here to insure that (2.20) 
will be satisfied. Depending on whether (2.20a) or (2.20b) is satisfied, 
the output of the summing amplifier will be equal to Y(Z) or -Y(Z), respec­
tively. The complete SC realization of (2.14) is shown in Fig. 2.5.
The circuit of Fig. 2.5 can further be optimized using the similarity 
transformation. The procedure is analogous to the one presented in Section
2.3 and is formulated in the following optimization problem.
k > 0  if d > 0 
N —  —
(2.20a)
or
k1, k2,.... \  < 0 if d < 0. (2.20b)
Minimize [Jg(r), JR (r), Jc (r)]t (2 .21)
subject to
Pi >_ 0 , i = 1,2,.. . ,N
A
. > 0  if d > 0
IT —  —
< 0 if d < 0
p.  
*1 —
Max j
U (exp(juO)  ^ MaXCO
Xi(exp(jco))
23
C, C n+i
^N^N+l
*n°---------II—
dCN+l
UO----- 1(-
( * )
FP-7302
"fch
Fig. 2.5 State-space SC filter using SC differential integrators, (a) i 
integrator section; (b) output section.
24
where Jc(r), J (r) , and J are defined in the same manner as in Section 
o R C
2.3, and the "hats” are placed on the circuit parameters in order to distin­
guish them from the circuit parameters before transformation.
It is to be mentioned here that although using the differential inte­
grators eliminates the need for the invertors in Fig. 2.3, the method in­
volves some drawbacks. The problem is that the differential integrator shown 
in Fig. 2.4 is sensitive to parasitic effects [3], [5]. Fig. 2.6 shows the 
parasitic capacitance, Cp , associated with the inverting plate of the 
switched-capacitor. The input-output relation for the circuit of Fig. 2.6 
is given by
C
VQ (Z) = VX(Z) - (e^ + ^ )  V2(Z) . (2.22)
Since affects the filter transfer function, the design equations must be 
modified so that will be accounted for (to the degree that its value is 
known or can be estimated). This amounts to replacing e„.U(Z) in equations 
(2.15) - (2.20) by e'!^.U(z) where
C
'ij wij ’ Ce! . = e.. + . (2.23)
l
As a final note, it must be mentioned that in equation (2.14a) the 
Toggle Switched-Capacitor (TSC) [2] can be used for realizing the inverting 
FEDI. However, the use of TSC also introduces parasitic effects which alter 
the filter response. Thus far, a strays-insensitive SC circuit has not been 
obtained for realizing the inverting FEDI. Hence, for the state-space SC
25
C i
Fig. 2.6 A SC differential integrator showing the parasitic capacitance C
26
structures presented here, the immunity to parasitic effects can only be 
guarantied if invertors are used in the realization.
CHAPTER 3
SYNTHESIS OF SWITCHED-CAPACITOR FILTERS IN THE 
MULTIPLE-INPUT FOLLOW-THE-LEADER FEEDBACK TOPOLOGY
3.1 Introduction
The state space switched-capacitor presented in Chapter 2 corresponds 
to a very general multiple-loop feedback-feedforward structure accompanied 
by many degrees of freedom. As the order of the filter increases, the 
system becomes very dense requiring a large number of components.
In the approach presented in this chapter the desired N ^ - o r d e r  SC 
filter is realized in a specific given topology as opposed to the very gen­
eral topology presented in Chapter 2. The proposed circuit is completely 
strays-insensitive and it does not require signal invertors and pure summing 
amplifiers.
An optimization procedure is also presented in order to minimize the 
sensitivity, minimize the capacitance ratios and/or minimize the total 
capacitance while maximizing the dynamic range of the filter.
3.2 The Multiple-Input Follow-The-Leader Feedback Structure
The improved sensitivity performance of active filters in the multiple-
loop feedback (MF) topologies over the cascade design is well known [27].
til
The SC design technique presented here is based on implementing N -order 
discrete-time transfer functions using the follow-the-leader feedback (FLF) 
configuration. The block diagram of the proposed SC structure is shown in
27
28
Fig. 3.1 (where the feedforward technique is used to realize transmission 
zeros). This structure will be referred to as the multiple-input follow-the- 
leader feedback (MIFLF) configuration. The individual blocks used in Fig.
sent one of the following three types of configurations:
Type 1: A combination of a series switched-capacitor and a parallel 
switched-capacitor shown in Fig. 3.3a.
Type 2: A combination of a series switched-capacitor with an unswitched 
capacitor shown in Fig. 3.3b.
Type 3: A combination of a parallel switched-capacitor with an 
unswitched-capacitor shown in Fig. 3.3c.
Notice that in order to realize finite transmission zeros, the input is fed 
forward to all the integrator blocks through the SC blocks t^j, j=l,2,....,N. 
This zero forming approach is more suitable for SC application than the sum­
ming approach where an extra op-amp summer is needed.
3.3 Snythesis Procedure
This section presents the design procedure of switched-capacitor filters 
using the proposed MIFLF configuration of Fig. 3.1.
Suppose that the discrete-time transfer function of the desired filter 
is given as
3.1 are shown in Figs. 3.2 and 3.3. The SC blocks, t „  , in Fig. 3.3 repre-
N f
I «i z 
i=0
i
N' < N (3.1)
i
/U o FP-7209
Fig. 3*1 MIFLF configuration.
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C,
V , o O X :
6
V.
F P -7 2 9 0
Fig. 3.2 The circuit element used in Fig. 3*1•
(a)
fii
— %  PijC. *■
H K
1  \ \
FP-7291
(e)
' Fig. 3*3 SC "blocks used in Fig. 3*1* (a) Type 1; (b) type 2;
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(c) type 3.
In order to find the transfer function of the MIFLF circuit, we first con­
sider the three types of SC integrators shown in Fig. 3.4. These integrators 
are obtained by combining the SC blocks t „  of Fig. 3.3 with the circuit of 
Fig. 3.2. The integrators are completely strays-insensitive and their trans­
fer functions are given by
v2 (z)
V Z )
■p. . + q . . z 112__
-1
1 - Z - 1
(3.2a)
v2 (z)
v1 (z)
(p.. + q ..) + q .. Z
- 1
1-Z - 1
(3.2b)
V2(Z) -q + (p + q )Z_1
_ ---  - --------- rJ---- ±J---- ---------- ( 3 2c)
v (z)  - i1 ^ ; 1-Z 1
where (3.2a), (3.2b), and (3.2c) correspond to Figs. 3.4a, 3.4b, and 3.4c, 
respectively. Notice that the denominators in equations (3.2) are the same 
and the numerators have a similar form. Thus, the SC blocks in Fig. 3.4 are 
actually interchangeable as shown in Fig. 3.5 [18]. Now in order to obtain 
the MIFLF design equations in a general form (regardless of the type of SC 
blocks t^. used) we define T^. (Z) as the transfer function of the integrators 
obtained by combining t ^  and the circuit of Fig. 3.2. Thus T _  (Z) can be 
written as
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(a)
C,
( * )
(c)
Fig. 3.4 SC integrators obtained by combining the SC blocks of Fig. 3*3 
with the circuit element of Fig. 3*2.
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where a., and b.. can be obtained by comparing (3.3) and (3.2). The equa- 
tions that describe the system of Fig. 3.1 can now be written as
X(Z) = L(Z)X(Z) + M(Z)U(Z) (3.4a)
Y(Z) = K tX(Z) (3.4b)
where
L(Z) =
[X1(Z) , x2(Z),...,XN (Z)]t
[T31(Z) T32 (Z),...,T3N(Z)]t
r 
' i
o 0, . . . . . .  O.l]1
0
T22(Z) t 23(z ) . . . . • T2,N-I(z) T2,N(Z)
t 12(Z) 0 0 0 0
0 t i 3(z ) 0 0 0
0
•
T14(Z)
•
•
•
o ’ .
•
•
0
0 0 0
■ t i ,n (z) 0
(3.5a)
(3.5b)
(3.5c)
(3.5d)
The transfer function, T(Z), of Fig. 3.1 is readily obtained as
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N
T(2) = M  = izi_______
U (Z) D,„(Z)
where
2N
N
T3±(Z) p| T (Z) , for i=l,2,. 
j=i+l J
.  ,N-1
'3i
, for i=N
, for i=0,l
1- I  T9,(Z) f-| T. (Z) , for i=2,3,...,N . 
j=2 Z=2 JJt
(3.6)
(3.7a)
(3.7b)
(3.7c)
(3.7d)
The design equations of the MIFLF SC structure can now be obtained by com­
paring the coefficients of like powers of Z in (3.1) and (3.6). This 
results in 2N+1 nonlinear algebraic equations in 6N-4 unknowns which are the 
design parameters a _  and b „  . Since there are 4N-5 degrees of freedom, we 
may choose 4N-5 parameters as free parameters with arbitrary values and then 
solve for the rest of the unknowns. However, unreasonable choice of the free 
parameters could easily lead to a set of nonlinear equations of orders as 
large as N that might also be dependent. Therefore, we must examine equa­
tions (3.1) and (3.6) more carefully so that a reasonable choice of free 
parameters will be made. Notice that the N+l design equations found by 
matching the coefficients of Z in the denominators of (3.1) and (3.6) would 
be first-order equations if the parameters (a^ and b ^ ) in T ^  (Z) , 
j=2,3,....,N are known. Thus, the first step for reducing the nonlinear-
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ities in the design equations is to consider the following group of 2N-2 
parameters as free parameters with arbitrary assigned values.
Group 1: a ^  , b ^  , j=2,3,--- - N
As a simple choice we may assign the following values:
ax = 0 , j=2,3,...., N (3.8a)
Having assigned values to the parameters of Group 1, the second step is to 
compare the denominators of (3.1) and (3.6). This will result in N linear 
equations in 2N-2 unknowns (a^ , b2j , j-2,3,..., N). Here we have the 
freedom of assigning N-2 arbitrary values for N-2 parameters in the following 
group:
Group 2: (a^ or b£ ^) , j=3,4,--- , N-l,
(a2,N or b2,N-l °r b2.S)-
After all the values of a ^  and b ^  have been determined, the third step is 
to match the numerators of (3.1) and (3.6). This would result in N+l first 
order equations in 2N unknowns (a^ , b ^  , j=l,2,..., N). Here we have the 
freedom of assigning N-l values for N-l parameters in the following group:
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Group 3: a^31 or ^31 or ^32^ *
<a3j °r b3>J+i) .3= 2,...., N-l.
The last step after determining all a..?s and b..'s is to claculate the
°  2.3 lj
corresponding capacitance ratios p^ .. and This is done by comparing
equations (3.2) and (3.3) which results in the following equations:
for type 1 SC:
p.. = a.. (3.9a)
ij 2.3
q . . = b . . (3.9b)
ij iJ
for type 2 SC:
p..=a..-b.. (3.9c)
i3 ij 13
q.. = b.. (3.9d)
ij 13
for type 3 SC:
p. . = b.. - a.. (3.9e)
13 13 13
(3-9f)
The synthesis procedure is now summarized in the following steps: 
Step 1. Set alj = 0 » j=2,3,..., N
bn. = 1 , j=2,3,..., N.
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Step 2. Assign N-2 values to N-2 parameters of Group 2 and then solve for 
the remaining parameters of Group 2 by comparing the denominators 
of (3.1) and (3.6).
Step 3. Assign N-l values to N-l parameters of Group 3 and then solve for 
the remaining parameters of Group 3 by comparing the numerators of 
(3.1) and (3.6).
Step 4. For each of the blocks t „  calculate the corresponding capacitance 
ratios p and q _  according to (3.9).
3.4 Optimization Procedure
The values of the 2N-3 free parameters of Groups 2 and 3 can be chosen 
in such a way that an optimum realization is obtained. Here, an optimum 
realization is defined as the realization for which the sensitivity, the 
capacitance ratios and/or total capacitance are minimized, while the dynamic 
range is maximized. This task is performed via an optimization technique 
similar to, but not quite the same as, the technique described in Chapter 2.
To start the optimization procedure we first have to choose N-2 para­
meters of Group 2 and N-l parameters of Group 3 as optimization parameters. 
For example let these free design parameters be
a23 * a24 *.... * a2N from Group 2,
and
a31 * a32 *.... > a3 from Group 3.
Let r be the 2N-3 dimensional . vector of the above optimization parameters.
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Given r, by following the synthesis procedure described in section 3.3 we 
can solve for all the capacitance ratios p.. = p..(r) and q.. = q..(r).
13 13 13 13
Three objective functions similar to the ones given in Chapter 2 are defined
as
Jg(r) = A user specified sensitivity preformance measure (covered in 
Chapter 4),
J (r) = Maximum capacitance ratio in the circuit 
K
Max (C.,p..C.,q..C.)
3 i j  J i j  3
= Max [ -- f z----- ------ — . ] , (3.10)
M m  (C.,p. .C.,q. .C.)
3 ± 3 J 13 3
J^(r) = Total capacitance in the circuit
C. + Y(p..C. + q..C.
3 ? 13  3 13 3
^ *- Min(C.,p ..C .,q..C .) ] ’ (3.11)
3 ± 3 13  3 13  3
th
where C^ is the feedback capacitance of the j op-amp shown in Fig. 3.2.
Notice that J,,(r) and Jn (r) are actually independent of C.’s since the num- 
K C j
erators and the denominators in (3.9) and (3.10) can be divided by C^. An 
optimization problem can now be expressed as follows:
Minimize [ Jg(r), JR (r), Jc (r) ] Z (3.12a)
subject to
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p (r) >_ 0 , for all i,j (3.12b)
q _  (r) >_ 0 , for all i,j (3.12c)
Max - _ Max Y(expliuQ) , ( .
u I U(exp(ja))) ' to ' U(exp(joo)) '
The solution, r*, to (3.12) is obtained by applying the multiple objective 
programming technique which is presented in Chapter 5.
CHAPTER 4
SENSITIVITY PERFORMANCE MEASURES
4.1 Introduction
The sensitivity minimization techniques presented in the previous chapters
require a measure which adequatedly describes the sensitivity behavior of the
)
filter. There are several such measures that have been used for designing 
minimum sensitivity RC acitve filters [28-32].
In this chapter two sensitivity performance measures are defined to be 
used for the SC filters presented in this thesis. The first sensitivity 
measure presented is most appropriate for the state-space SC structure of 
Chapter 2, whereas the second performance measure will be used for the MIFLF 
structure. The porposed sensitivity measures take into account the changes 
in the transfer function T(Z) due to changes in all the capacitance ratios 
at all the frequencies of interest.
4.2 Sensitivity Performance Measure For The State-Space Switched-Capacitor 
Structure
The sensitivity measure to be used for the SC filters of Chapter 2 is 
defined as
where
S
T(V l & _ l i _  3|T(m£)| , (4.2)
Yi ~ |T(® )| ' 3Yi
T(u>£) = T (Z)
(4.3)
Z = exp(jo))
y is the Np-dimensional vector of the capacitance ratios in the circuit, 
is the number of frequency points, and W(a)^ ) is a weighting function. 
For the state-space system of (2.4), the transfer function T(Z) is 
given by
T(Z) = -K1!! - T1(Z)E - T2(Z)G]_1 • [T1(Z)F + T2 (Z) H] -d (4 .4)
Let r be the ^-dimensional vector of the element values in E,F,G,H,K, and 
d. Thus we have
^  lT K >  
= I sr
j-1 J
r . 
. 3 (4.5)
From (4.1) and (4.5), the sensitivity measure is then given by
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|T(u> )|
where S is calculated using (4.4).
r .
J
After the similarity transformation, equation (4.6) becomes
Nrf Nre lTK > l  2
Js ■  I  WK >  f  [ I  Sr . ' Sy ]
SL-1 i=l J=1 3 i
(4.7)
where y and r are the vectors y and r after the transformation, re­
spectively. The sensitivity measure (4.7) is to be evaluated numerically
|T(o, ) |
(by the computer). The terms S~ have to be claculated for each
rj
transformation Q at all the frequencies of interest. This will be a very
time consuming calculation if the number, of frequency points of interest is
large. The frequency dependent calculations, however, can be reduced if the 
[T(<a ) |
terms S~ are expressed as
rj
|T(u> )| Ne |T(u )| rk 
S-_ = I Sr . Sj . (4.8)
Combining (4.7) and (4.8), the sensitivity measure is then given by
Nf W(u) ) 2 Ne 31T (oj ) | Ne 3r 3r. 9
Js - I I y t  [ I I TS* • ^  ]2 • (4.9)
s *-1 |T(^)|2 i-1 1 k-1 3rk j=l 3rj 3Y1
Notice that in evaluating (4.9), the frequency dependent terms
3|T(u £)
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are not affected by the similarity transformation and they have to be cal­
culated only once for the original system before transformation. Also, since 
the capacitance ratios y^ and the matrix elements r are related to one
another through linear equations, the terms are constants (equal to
Yi
1,-1, or zero) and are not affected by the similarity transformation.
4.3 Sensitivity Performance Measure For The MIFLF Switched-Capacitor 
Structure
This section presents the formulation of the sensitivity measure to be 
used for the SC structure presented in Chapter 3.
We can recall from section (3.1) that the transfer function for the 
MIFLF configuration of Fig. 3.1 is given by
T(Z) =
N
I  D (Z)-D (Z) 
i=l 2,1-1
D2,N(Z)
(4.10)
where D-^(Z) and D2^(Z) are defined in terms of the individual transfer 
functions T^(Z) according to (3.7). The sensitivity measure to be used 
here is defined as follows:
Nf T(U .)
J s -  2 " ( V J . t i V .  I +
£=1 IJ
T((V , 2
S ]
qij
(4.11)
where
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T(o)£) = T(Z)
(4.12)
Z = exp(ja)£)
to, is the discrete-time frequency, is the number of frequency points, and
W(oj ) is a weighting function. Since each pair of p.. and q.. affects the 
* ij ij
transfer function T(Z) in (4.10) only through the corresponding (Z), the 
performance measure Jg can be expressed as follows:
Nf T K >  2 T-.Cu.) . T (co ) 5
JS • ‘ I2 * IS, I 1
1=1 i,j ij V  *ij
(4.13)
where
T (»t) = T (Z)
Z = exp(joo£)
(4.14)
and
T. .(Z) 
iJ
-p . . + q . . Z 
ij- . 7 J .
-1
1 - Z
-1
, for type 1 SC (4.15a)
-(p.. + q ..) + q .. Z
3 3-3
-1
1 - z -1
, for type 2 SC (4.15b)
-q . . + (p . . + q . . )Z 
^ij 13 13
-1
1 - Z -1
, for type 3 SC (4.15c)
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CHAPTER 5
COMPUTER IMPLEMENTATION OF OPTIMIZATION PROCEDURES
5.1 Introduction
The SC design techniques presented in this thesis involve performing 
optimization procedures in order to obtain realizations satisfying certain 
objectives. Two computer programs have been written to carry out the design 
procedures along with optimizations for the SC filters presented in Chapters 
2 and 3. The computer programs share the same optimization method for ob­
taining the optimal solutions, although the design equations, the objective 
functions, and the constraints are not the same for the SC structures used. 
The method implemented is the multiple objective programming technique 
[33-35] which is briefly discussed below.
5.2 Multiple Objective Programming Technique 
Consider the multiobjective problem given as
Minimize [f.,(r), f9(r),--- ,f (r)]fc
r 1 I p
subject to
gj(r> £ °  » j*l»2,...,m (5.1)
where r is the n-dimensional vector of the optimization parameters, f^(r)'s 
are the design objective functions and g^(r)Ts are the design constraints.
The optimal soultion to (5.1) is the solution which simultaneously minimizes 
the individual objective functions f^(r) while satisfying the constraints 
gj (r). When the objectives f^(r) are competing an "optimal solution" to (5.1)
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can no longer exist since no point r can simultaneously minimize all the 
objective functions. In this case the concept of noninferiority will be 
used for multiobjective problems. A feasible solution is noninferior if 
there is no other feasible solution which yields an improvement in one objec­
tive function without causing a degradation in at least one of the other 
objectives [33]. A noninferior point is thus an optimum tradeoff solution
[34]. Notice that there are an infinite number of noninferior points for 
every multiobjective problem. Among many techniques used for generating 
noninferior points, two methods, namely the weighted sum method and the 
constraint method are explained here.
The weighted sum method converts a multiobjective problem into a single 
objective problem. This is done by introducing a weighting vector W so that 
(5.1) can be converted to the following problem:
Minimize w-.f..(r) + w 0f0(r) + .... + w  f , N 
r 1 1 2 2 p p(r)
subject to
gj (r) <_ 0 , j=l,2,...,m. (5.2)
There are several weight selection heuristics [35]. These techniques are not 
discussed here, however, it must be mentioned that the weighted sum method 
is not trouble free and it may yield poor designs (where not all the non­
inferior points can be found).
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The second method mentioned above for generating noninferior points is 
the constraint method. Here, the multiobjective problem (5.1) is converted 
to the following single objective problem:
Minimize
r
subject to
g. (r) £  0 , j-1,2.... m
fk ( r ) £ L fc , k-1,2.... ,h-l,h+l,... ,p (5.3)
ttl
where the h objective is arbitrarily chosen for minimization, and L^’s 
are upper bounds on f^fs defined by the user. The solution to (5.3) is a 
noninferior solution of (5.1) if the following conditions are satisfied:
1) The are chosen so that a feasible solution to (5.3) exists.
2) The L^’s are chosen so that all the constraints on the objective 
functions are binding at the solution of (5.3).
By changing the values of in (5.3), a series of single objective problems 
can be solved in order to generate the noninferior points of (5.1).
5.2 Computer Programs
The above multiobjective methods (5.2) and (5.3) were implemented on 
the computer in order to carry out the design optimization procedures for 
the SC structures presented in this thesis. The first program is for de­
signing state-space switched-capacitor filters. The program has two ver­
sions. Version 1 implements the design technique of section 2.2 and Version
2 implements the design technique of section 2.4. The second program is for 
the design of SC filters in the MIFLF configuration. This program implements 
the design procedure of section 3.3.
For computer implementation, the objective functions f^(r) are chosen 
to be defined as
f^(r) = Jg = sensitivity measure ,
f^Cr) = = maximum capacitance ratio , 
f^(r) = = total capacitance ,
and the g_^(r)’s represent the design constraints. The constrained minimiza­
tion problems (5.2) and (5.3) can be written in the following form:
Minimize F(r) 
r
subject to
hi(r) _<0 , i=l,2,--- ,mf (5.4)
where F(r) is a single objective function and the h^(r)Ts represent all the 
constraints. Using the penalty method [36], the constrained minimization 
problem (5.4) is now converted to a series of unconstrained minimization 
problems of the following form:
m 1 ?
Minimize F(r) + A £ [Max(0,h.(r))] (5.5)
r K i_i 1
where is a scalar sequence such that
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0 < Xk < Xk+1
and
(5.6a)
(5.6b)
Each of the minimization problems (5.5) are solved by the Davidon-Fletcher-
Powell method [37].
The simplified flowchart of the typical optimization program is shown in
Fig. 5.1. Between the two multiobjective methods (5.2) and (5.3), the
constraint technique was found to be better suited for the SC structures
used. Here, the sensitivity measure (Jg) was minimized while reasonable
bounds were maintained on the maximum capacitance ratio (J ) and the total
K
capacitance (J_) of the circuit. This tends to give better control on J_,
L K.
and while minimizing Jg which is usually the most important objective 
function compared with JD and J .
K L#
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Fig. 5*1 Flowchart of the typical optimization program.
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CHAPTER 6 
DESIGN EXAMPLES
6.1 Introduction
In this chapter a fifth order SC filter is designed using the techniques 
presented in this thesis. The Z-domain transfer function of the desired 
filter to be realized is given by
1 O Q / C
a + a.Z + cl Z + a^ .Z + a,Z + acZ
t(z) = -2---- i — .---- 2— ----(6.1)
1 + 3 Z + 62Z + 63Z + 34Z + 35Z
with a ’s and 3?s as given in Table 6.1. The transfer function (6.1) 
represents a fifth order Chebyshev lowpass function with 0.5 dB passband 
ripple and 10 dB dc gain. The cutoff frequency is at. 2kHz and the sampling 
frequency is 10 kHz. Notice that T(Z) is obtained by applying the bilinear 
transformation to the prewarped S-domain transfer function satisfying the 
filter specifications. The cutoff frequency for the S-domain transfer 
function is prewarped according to the following relation:
03
- 2fg tan ( -| ) (6.2)
where Q, and o) are the continuous-time and the descrete-time frequency 
o o
variables, respectively.
Table 6.1 Desired transfer function parameters
a Q = -0.031618
a. = -0.15809
a 2 = -0.31618 
a -  = -O.316I8
= -0.15809
a ,  = -0.031618
= - 2.00565
0 ,  = 2.60454
9, = -2.01852
0 ^ = 0.97202 
0 ,  = - 0.23242
\6.2 State-Space Realization
There were two circuits (Figs. 2.3 and 2.5) presented in Chapter 2 for 
state-space realization of SC filters. The circuit of Fig. 2.5 is used here 
as an example for realizing the transfer function (6.1).
The constraint technique described in Chapter 5 is used to minimize the 
sensitivity while minimizing the capacitance ratios and the total capaci­
tance of the circuit (neglecting the parasitic effects). The entries in the 
final matrices E, F, K and d are given in Table 6.2. The SC realization of 
the desired filter is shown in Fig. 6.1 (where all the nodes labelled U are 
connected to the filter input). The capacitance values in Fig. 6.1 are 
given in Table 6.3. All these capacitors have been scaled so that the value 
of the smallest capacitance in the circuit becomes one unit. The frequency 
response of the circuit of Fig. 6.1 is shown in Fig. 6.2. It must be men­
tioned that the curves in Fig. 6.2 exactly meet the desired specifications.
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6.3 MIFLF Realization
As a second example, the MIFLF configuration of Fig. 3.1 is used for 
switched-capacitor realization of (6.1). Following the synthesis procedure 
presented in Chapter 3, the design equations for a fifth order MIFLF filter 
are obtained to be as follows;
ajj ” 0 , j=2,3,4,5
= 1 , j-2,3,4,5
:1 = "5 + a22
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Taoie 6.2 Matrix elements of the state-space realization
a —
~11 -0.6571 s44 = -0.4482
e12 = -0.1224 % 5  = -0.4562
e13 = -0.3449 8 5 1 = 0.0
iifl) 0.8621 S52 0.0
e15 0.4269 e 53
0.0
e 21 1.087 a54 = 1.808
822 = -1.096 e55
-0.1311
623 = -0.1071 51 = 0.2936
6 24 = 0.7932 -2 0.4648
iic\| - 0.5320 *3 = 0.5571
a —
31
0.0
*4 = 0.6715
e 32 = 0.8096 ~5 = 2.101
e 33 =
- 0.0622 kl  = 0.0
8 3^ =
-0.1876 k2 = 0.0
3 35 = 0.1087 k3 = 0.0
e4i = 0.0 \  * 0.0
*42 0.0 k5 = 0.5215
a, =
^3
1.061 d = 0.03161
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Table 6 .3 Capacitance values in Fig. 6.1
C1 = 5.3685 C17
= 1.7258
C2 = 1.00 O H* 00
s 1.00
II0 2.8178 C19
= 5.1251
=
7.0433 C20 = 9.1996
C5 = 3.4877 C21
= 2.3672
C6 = 2.3987 C22
s 1.00
C7 = 8.1699 c 23
= 1.0178
C8 = 10.149^ C25
= 2.2311
C9 = IO.2334 G26
3 13.7910
C10 = 1.00 C27
3 1.00
O
»-
* II 7.4062 C28
3 16.0259
C12 = 4.9673 C29
3 7.6278
IIC
'N<1-1
0
4.3399 C30
= 16.4938
IIO 7.4480 C31
= 1.00
C16 = 6.0920 c 32
3 31.6276
GA
IN
 
(d
B)
FREQUENCY (Hz)
(a)
Fig. 6.2 Frequency response of the state-space realization, (a) Passband responcej m
VO
(b) overall response.
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'2 10 “ 3a22 + a23 " b22
*3 = —*10 3&22 ^ 2 2  za23 ^23
*4 5 a22 “ 3b22 + a23 + 2b23 “ a24 + a25 ‘ b24
l5 = -1 + b22 - b23 + b24 - b25
a = -a0 c 
o 35
al a35 ”^4 + a22^ ” a34 + b35
a2 a35 6^ " 2a22 b22 + a23^ + b35^ 4 + a22^ a34 (‘“3 + a22^ a33 + b34 
a 3 = _a3 5 (~4 + a22 + 2b22 “a23 “b23-+ a24^ + b35 “ 2a22 “b22 + a23^
“3.34(3 *” ^22 a23 a22^ ^34 a22  ^ ”a33 ”^ 2 a22^ a32 b33
014 a 3 5 ('1 “ b 22 +  b 23 " b 24^ +  b 35 ^~4 +  a 22 +  2b22 ~ a 23 ” b 23 +  a 24^
34(“1 " b23 + b22^ + b34 “ b22 + a23 ” a22^ “ a33('1 “ b22^ + 
b 3 3 ( - 2  + a22) + a32 -  a31 +  b32
5 = b 3 5 ('1 ~ b 22 +  b 23 “ b 24^ +  b 34 _^ 1 _ b 23 +  b 22^ +  b 33 ^X“ b 22^ " b 32 +
b 3 r  ( 6 . 3 )
The free parameters are
a23 ’ a24 * a25 ’
a31 ’ a32 ’ a33 ’ a34 ,
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and the unknowns are
a22 * b22 ’ b23 * b24 * b25
a35 * b35 ’ b34 * b33 ’ b32 * b31 *
Notice that the unknowns can be calculated in a sequential manner without 
actually solving any nonlinear equation.
The SC blocks used in the realization are chosen to be of the type 
shown in Fig. 3.3a. The sensitivity, maximum capacitance ratio and the 
total capacitance of the circuit are minimized using the constraint technique 
presented in Chapter 5. The final capacitance ratios are given in Table 6.4. 
The complete SC circuit is shown in Fig. 6.3 with the capacitance values 
given in Table 6.5. The capacitors in Fig. 6.3 have been scaled so that the 
minimum capacitance value in the circuit becomes one unit. The frequency 
response of the circuit of Fig. 6.3 is shown in Fig. 6.4. Again, as was the 
case for the state-space realization, the frequency response curves exactly 
meet the desired specifications.
The number of switches in Fig. 6.3 can be reduced by applying the con­
version technique shown in Fig. 3.5. This results in the SC circuit shown 
in Fig. 6.5 (where all the SC blocks of Fig. 6.3 have been converted accord­
ing to Fig. 3.5). The capacitance values in Fig. 6.5 are given in Table 6.6.
It must be mentioned that the SC block conversion shown in Fig. 3.5 
does affect the capacitance ratios and the total capacitance of the circuit. 
Thus, one must carefully evaluate the tradeoffs involved between the reduc­
tion in switches and the possible increase in the capacitance ratios and the 
total capacitance. Also notice that the above SC block conversions affect 
the sensitivity behavior of the filter. This effect will be examined in the 
next section.
Ta'ole 6.4 Capacitance ratios of the MULF realization
l\>
II 0.0
»-
*• K>
II 1.0
p13 = 0.0
'
oJ
II 1.0
pl4 = 0.0
*14 = 1 .0
?15
0.0
*15 =
1.0
?22 2.9943
*£> ro K>
II 1.3898
p23 =
2.9774
-23 0.6513
*24 = 1 .4356
*24 = 1.1183
P2 5 = 1.4086
11CM
CT< 1 .0887
P31 = 12.1462
*0
»-
* 1
1 7.5674
P32 = 2.2266
<1-J2 = 6.8993
p33 = 0.29104
Va
)
Vj
J I
I 2.4892
IIp« 0 .30
II 0.1345
IIVO
P
i 0.031613
q3 5 = 0.1101
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Table 6.5 Capacitance values in Fig. 6 .3
C1 = 4.5939 C15
s 1.00
C2
= 2.1322 C16 3.4359
C3
= 4.5679 C17
= 1.00
c4
= 1 .00 C18
= 8.5528
C5
3 2.2025
C19
= 3.4359
c6
= 1.7156 C20
= 7.4349
C7
= 2.1611 C21
3 2.2305
C8
= 1.6703 C22 = 1.00
C9
= 18.6348
C23
S 7.4349
C10
= 12.2237 C24
3 31.6276
C11
= 1.5342
C25
= 1.00
C12
3 1 .00 C26
= 3.4822
°13
3 2.2266
C27
= 31.6276
C14
= 6.8993
FREQUENCY (Hz)
(a)
Fig. 6.4 Frequency response of the MIFLF realization, (a) Passband response; (b) overall
response.
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Fig. 6.4 Continued. ON
'-j
Fig. 6.5 SC filter of Fig. 6 . 3 after applying the SC conversion of Fig. 3*5.
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Table 6.6 Capacitance values in Fig. 6.5
C1 = 5.0559 C15
— 1.00
C2
= 4.3790 C16 = 3.4359
°3
= 7.3277 C17
s 7.5527
= 2.0537 C18
= 1.00
C5
= 1 .00 C19
= 3.4359
c6
= 3.5235 C20
= 7.4372
C7
= 1.0082 C21
= 1.2311
c8 = 3.4303 C22 = 1.00
C9
= 13.1670 C23
= 7.4372
O
M
-
o
= 25.1047 C24
= 31.6276
CU
= 3.1509 C25
= 2.4827
C12
= 1.00 C26
= 1.00
c13
= 4.6728 C27
= 31.6276
C14 = 2.2266
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6.4 Sensitivity Comparisons
The Sensitivity performance of the SC filters presented in the last two 
sections are now examined using Monte Carlo simulations. For convenience, 
the three SC structures used will be referred to according to the following 
notations:
STATE-SPACE = SC circuit of Fig. 6.1,
MIFLF1 = SC circuit of Fig. 6.3,
MIFLF2 = SC circuit of Fig. 6.5.
The Monte Carlo simulation curves for the above SC filters are shown in Fig.
6.6. These curves represent the standard deviation (in dB) of the gain 
variations |A|T(exp(joo)| [ as a function of frequency (using 100 circuit 
simulations). All the capacitance ratios in the circuits have been perturbed 
independently about their nominal values by random percentages uniformly 
distributed between -0.25% and + 0.25%.
By comparing the curves in Fig. 6.6, one notices that the STATE-SPACE 
realization was less sensitive to capacitance ratio changes than both the 
MIFLF1 and MIFLF2 realizations. This may be justified by the fact that the 
design constraints for the state-space SC filters are more relaxed than those 
of the MIFLF filters. That is, for the MIFLF filters all the capacitance 
ratios must become nonnegative whereas for the STATE-SPACE filter the 
negative capacitance ratios can be realized by interchanging the input 
terminals of the differential integrators (or by using TSC's). Notice that 
the STATE-SPACE realization of Fig. 6.1 is vulnerable to parasitic effects 
unless invertors are used to realize inverting FEDI’s. On the other hand
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Fig. 6.6 Monte Carlo simulation curves.
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the MIFLF structures are completely strays-insensitive which result in more 
practical realizations.
By comparing the Monte Carlo simulation curves of the two MIFLF cir­
cuits, the circuit of Fig. 6.5 is found to be less sensitive to capacitance 
ratio changes than the circuit of Fig. 6.3. We notice that the SC block 
conversions made for reducing the number of switches also improved the sen­
sitivity performance of the filter. This sensitivity improvement property 
agrees in principle with the property in the SC biquad structure [18] where 
it was suggested that the SC block conversions, shown in Fig. 3.5, usually 
reduces the sensitivity of the filter.
Finally, the SC circuits presented above are compared with two cascade 
structures realizing the same transfer function (6.1). The first structure, 
CASCADE1, consists of three cascaded SC biquads. Here the biquad circuits 
used are of the type presented in [18] which are parasitic insensitive and 
are known to have good sensitivity behavior. The second structure, CASCADE2, 
uses two cascaded biquads (the same type as used in CASCADE1) followed by a 
first order SC lowpass section. It must be mentioned that CASCADE2 is not a 
parasitic insensitive structure since the TSC has to be used in order to 
realize the first order lowpass section. The Monte Carlo simulation curves 
for CASCADE1 and CASCADE2 together with the corresponding curves for STATE- 
SPACE, MIFLF1, and MIFLF2 filters are shwon in Fig. 6.7. From Fig. 6.7 we 
notice that the STATE-SPACE and the MIFLF filters were less sensitive to 
capacitance ratio changes than CASCADEl and CASCADE2.
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Fig. 6.7 Monte Carlo simulation curves. '• j
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CHAPTER 7 
CONCLUSIONS
Two switched-capacitor structures have been presented. The component 
values in each structure are found through optimization procedures so that 
the final realizatoins satisfy specified design objectives such as minimum 
sensitivity, minimum capacitance ratios, minimum total capacitance, and 
maximum dynamic range.
th
The first SC structure presented implements N -order discrete-time 
transfer functions in the state-space form using SC Euler integrators. The 
similarity transformation is used to generate the optimized realization 
which satisfies the design objectives.
th
The second SC structure presented realizes N -order discrete-time 
transfer functions in the follow-the-leader feedback (FLF) topology imple­
menting first order SC building blocks. The realization is completely 
strays-insensitive and the component values are obtained using a design 
optimization procedure.
Appropriate sensitivity measure formulations together with optimization 
programming techniques were also presneted for the proposed SC structures.
Furthermore, a fifth order lowpass filter was designed using the tech­
niques presented in this thesis and Monte Carlo simulations were performed 
for the purpose of sensitivity comparisons. It was observed that the state- 
space structure was less sensitive to capacitance ratio changes than the 
MIFLF structure. However, so long as a stray-insensitive SC circuit is not 
found for realizing the inverting FEDI, the state-space structure will be
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either parasitic sensitive or it will need additional operational amplifiers 
for signal inversions. The MIFLF structure, on the other hand, is completely 
strays-insensitive and thus it is preferred over the state-space structure.
In regard to further research, one can extend the approach presented in 
Chapter 3 so that other multiple-loop feedback structures than FLF such as 
leapfrog (LF) or inverse FLF (IFLF) would be used in the SC realization.
Also one might modify the design techniques of Chapters 2 and 3 so that 
instead of first order sections, SC biquads would be used as basic building 
blocks in the realization.
Considering the sensitivity minimization tasks presented, one must 
investigate the effects of using different performance measures on the 
sensitivity behavior of the optimized filters. Also, in regard to minimiz­
ing the performance measures the effects of using stronger optimization 
techniques such as Augmented Lagrangian methods must be investigated.
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